Appl. No. 10/699,528 Amdt. sent September 21, 2006 Amendment under 37 CFR 1.116 Expedited Procedure Examining Group 1765

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1-15. (Canceled)

1	16. (Currently amended) A method of manufacturing a semiconductor device
2	comprising:
3	a preparation step including:
4	preliminarily forming on a sample wafer a test pattern having three-
5	dimensional line and space patterns and an actual circuit pattern having three dimensional
6	portions while varying a process parameter in the semiconductor manufacturing process
7	used to make the sample wafer;
8	using an optical scatterometry apparatus, measuring a feature of the test
9	pattern using an optical scatterometry apparatus; and
10	measuring a feature of a critical-predetermined portion of the actual circuit
11	pattern using a three-dimensional measuring apparatus; and
12	calculating a first correspondence relationship between the feature of the
13	test pattern and the feature of the actual circuit pattern, and a second correspondence
14	relationship between the process parameter and the measured features; and
15	an evaluation step including:
16	measuring a feature of the a test pattern formed on a manufactured wafer
17	on a semiconductor process line by use of the optical scatterometry apparatus;
18	determining a process parameter based on the first second correspondence
19	relationship;
20	estimating an amount of the critical a measurement of a predetermined
21	portion of an actual circuit pattern formed on the manufactured wafer based on the
22	second-first correspondence relationship; and

Appl. No. 10/699,528 Amdt. sent September 21, 2006 Amendment under 37 CFR 1.116 Expedited Procedure Examining Group 1765

evaluating the semiconductor manufacturing process <u>line</u> for the actual circuit pattern based on the estimated <u>measurementamount</u>.

17. (Canceled)

1 2

. 3

4

1

2

3

4

1

2

3

4

- 18. (Previously presented) A method as in claim 16 wherein in the preparation step and the evaluation step the semiconductor manufacturing process comprises a semiconductor exposure and development step, and the process parameter includes at least one of exposure and focus.
- 19. (Previously presented) A method as in claim 16 wherein in the preparation step and the evaluation step, the semiconductor manufacturing process includes a semiconductor etching process, and the process parameter comprises at least one of gas flow rate, pressure variation, and etching time.
- 20. (Previously presented) A method as in claim 16 wherein the evaluation step includes a step of displaying the process parameter on a process window as a range of process parameters with a plurality of circuit patterns, and the process window is determined based upon the second correspondence relationship.

21-26. (Canceled)